A Small Depth-16 Circuit for the AES S-Box

Abstract : New techniques for reducing the depth of circuits for cryptographic applications are described. These techniques also keep the number of gates quite small. The result, when applied to the AES S-Box, is a circuit with depth 16 and only 128 gates. For the inverse, it is also depth 16 and has only 127 gates. There is a shared middle part, common to both the S-Box and its inverse, consisting of 63 gates. The best previous comparable design for the AES S-Box has depth 22 and size 148 [12].
Document type :
Conference papers
Dimitris Gritzalis; Steven Furnell; Marianthi Theoharidou. 27th Information Security and Privacy Conference (SEC), Jun 2012, Heraklion, Crete, Greece. Springer, IFIP Advances in Information and Communication Technology, AICT-376, pp.287-298, 2012, Information Security and Privacy Research. 〈10.1007/978-3-642-30436-1_24〉
Liste complète des métadonnées

Cited literature [16 references]  Display  Hide  Download

https://hal.inria.fr/hal-01518214
Contributor : Hal Ifip <>
Submitted on : Thursday, May 4, 2017 - 1:45:14 PM
Last modification on : Thursday, May 4, 2017 - 2:53:56 PM
Document(s) archivé(s) le : Saturday, August 5, 2017 - 1:16:09 PM

File

978-3-642-30436-1_24_Chapter.p...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Joan Boyar, René Peralta. A Small Depth-16 Circuit for the AES S-Box. Dimitris Gritzalis; Steven Furnell; Marianthi Theoharidou. 27th Information Security and Privacy Conference (SEC), Jun 2012, Heraklion, Crete, Greece. Springer, IFIP Advances in Information and Communication Technology, AICT-376, pp.287-298, 2012, Information Security and Privacy Research. 〈10.1007/978-3-642-30436-1_24〉. 〈hal-01518214〉

Share

Metrics

Record views

51

Files downloads

34