Skip to Main content Skip to Navigation
Conference papers

High-Performance Wideband SDR Channelizers

Abstract : The essential process to analyze signals from multicarrier communication systems is to isolate independent communication channels using a channelizer. To implement a channelizer in software-defined radio systems, the Polyphase Filterbank (PFB) is commonly used. For real-time applications, the PFB has to process the digitized signal faster or equal to its sampling rate. Depending on the underlying hardware, PFB can run on a CPU, a Graphical Processing Unit (GPU), or even a Field-Programmable Gate Arrays (FPGA). CPUs and GPUs are more reconfigurable and scalable platforms than FPGAs. In this paper, we optimize an existing implementation of a CPU-based channelizer and implement a novel GPU-based channelizer. Our proposed solutions deliver an overall improvement of 30 % for the CPU optimization on Intel Core i7-4790 @ 3.60 GHz, and a 3.2-fold improvement for the GPU implementation on AMD R9 290, when compared to the original CPU-based implementation.
Keywords : SDR CPU GPU Channelizer
Complete list of metadata

Cited literature [17 references]  Display  Hide  Download
Contributor : Hal Ifip Connect in order to contact the contributor
Submitted on : Friday, January 13, 2017 - 2:34:24 PM
Last modification on : Saturday, December 16, 2017 - 5:00:02 PM
Long-term archiving on: : Friday, April 14, 2017 - 8:14:25 PM


Files produced by the author(s)


Distributed under a Creative Commons Attribution 4.0 International License



Islam Alyafawi, Arnaud Durand, Torsten Braun. High-Performance Wideband SDR Channelizers. 14th International Conference on Wired/Wireless Internet Communication (WWIC), May 2016, Thessaloniki, Greece. pp.3-14, ⟨10.1007/978-3-319-33936-8_1⟩. ⟨hal-01434856⟩



Record views


Files downloads