Gaspard2 UML profile documentation

This document describes the current UML profile of Gaspard2. This profile extends the UML semantics to allow the user to describe a SoC (System-on-Chip) in three steps: the application (behavior of the Soc), the hardware architecture, and the association of the application to the hardware architecture. The application is represented following a data flow model, but additional mechanisms permit the usage of control flow on those applications. In addition to those notions, the profile contains a package introducing factorization mechanisms to enable the compact description of massively parallel and repetitive systems.

Keywords

Gaspard UML profile system-on-chip parallelism data-parallelism co-modeling

Domains

Distributed, Parallel, and Cluster Computing [cs.DC] Embedded Systems Modeling and Simulation

Fichier principal

gaspard-profile.pdf (923.39 Ko)

Origin : Files produced by the author(s)

Eric Piel : Connect in order to contact the contributor

https://inria.hal.science/inria-00171137

Submitted on : Tuesday, September 11, 2007-4:37:19 PM

Last modification on : Friday, May 17, 2024-4:32:06 PM

Long-term archiving on: Monday, September 24, 2012-12:20:16 PM

Dates and versions

inria-00171137 , version 1 (11-09-2007)

inria-00171137 , version 2 (12-09-2007)

Identifiers

HAL Id : inria-00171137 , version 1

Cite

Rabie Ben Atitallah, Pierre Boulet, Arnaud Cuccuru, Jean-Luc Dekeyser, Antoine Honoré, et al.. Gaspard2 UML profile documentation. [Technical Report] RT-0342, 2007, pp.45. ⟨inria-00171137v1⟩

Export

BibTeX XML-TEI Dublin Core DC Terms EndNote DataCite

Collections

INRIA-RRRT LIFL

636 View

406 Download