AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC - Archive ouverte HAL Access content directly
Journal Articles International Journal of Reconfigurable Computing Year : 2011

AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC

(1) , (2) , (3) , (4) , (2) , (5)
1
2
3
4
5

Domains

Computer Science [cs] Embedded Systems Computer Science [cs] Hardware Architecture [cs.AR]

Daniel Chillet  : Connect in order to contact the contributor

https://hal.inria.fr/hal-00650628

Submitted on : Sunday, December 11, 2011-9:08:56 PM

Last modification on : Thursday, August 4, 2022-5:05:56 PM

Consult the full text

Dates and versions

hal-00650628 , version 1 (11-12-2011)

Identifiers

Cite

Dominique Blouin, Daniel Chillet, Eric Senn, Sebastien Bilavarn, Robin Bonamy, et al.. AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC. International Journal of Reconfigurable Computing, 2011, Article ID 425401, 15 p. ⟨10.1155/2011/425401⟩. ⟨hal-00650628⟩

Export

BibTeX TEI Dublin Core DC Terms EndNote Datacite

Collections

UNIV-BREST INSTITUT-TELECOM EC-PARIS UNIV-RENNES1 CNRS INRIA INSA-RENNES IRISA UBS LAB-STICC_UBS ENIB LAB-STICC_ENIB LAB-STICC IRISA-D3 INRIA2 UR1-MATH-STIC UR1-UFR-ISTIC UNIV-COTEDAZUR UNIV-RENNES ANR UR1-MATH-NUM
246 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More