AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC

Complete list of metadatas

https://hal.inria.fr/hal-00650628
Contributor : Daniel Chillet <>
Submitted on : Sunday, December 11, 2011 - 9:08:56 PM
Last modification on : Thursday, December 19, 2019 - 1:16:04 AM

Links full text

Identifiers

Citation

Dominique Blouin, Daniel Chillet, Eric Senn, Sebastien Bilavarn, Robin Bonamy, et al.. AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC. International Journal of Reconfigurable Computing, Hindawi Publishing Corporation, 2011, Article ID 425401, 15 p. ⟨10.1155/2011/425401⟩. ⟨hal-00650628⟩

Share

Metrics

Record views

1657