Service interruption on Monday 11 July from 12:30 to 13:00: all the sites of the CCSD (HAL, EpiSciences, SciencesConf, AureHAL) will be inaccessible (network hardware connection).
Skip to Main content Skip to Navigation
Conference papers

Efficient custom instruction enumeration for extensible processors

Emmanuel Casseau 1 Chenglong Xiao 1 
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Document type :
Conference papers
Complete list of metadata
Contributor : Emmanuel Casseau Connect in order to contact the contributor
Submitted on : Monday, October 29, 2012 - 3:53:31 PM
Last modification on : Thursday, January 20, 2022 - 4:20:10 PM


  • HAL Id : hal-00746745, version 1


Emmanuel Casseau, Chenglong Xiao. Efficient custom instruction enumeration for extensible processors. IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), Sep 2011, Santa Monica, United States. pp.211-214. ⟨hal-00746745⟩



Record views