Efficient custom instruction enumeration for extensible processors

Emmanuel Casseau 1 Chenglong Xiao 1
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Document type :
Conference papers
Complete list of metadatas
https://hal.inria.fr/hal-00746745
Contributor : Emmanuel Casseau <>
Submitted on : Monday, October 29, 2012 - 3:53:31 PM
Last modification on : Thursday, November 15, 2018 - 11:57:39 AM

Identifiers

  • HAL Id : hal-00746745, version 1

Collections

CNRS | INRIA | UNIV-RENNES1 | IRISA | IRISA-D3 | INSTITUT-TELECOM | UR1-UFR-ISTIC | UNIV-RENNES

Citation

Emmanuel Casseau, Chenglong Xiao. Efficient custom instruction enumeration for extensible processors. IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), Sep 2011, Santa Monica, United States. pp.211-214. ⟨hal-00746745⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

980

 

 

Contact

archive-ouverte@inria.fr