Reconciling performance and predictability on a many-core through off-line mapping

Thomas Carle 1 Manel Djemal 1 Daniela Genius 2 François Pêcheux 3 Dumitru Potop-Butucaru 1 Robert De Simone 1 Franck Wajsbürt 2 Zhen Zhang 4
1 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
2 ALSOC - Architecture et Logiciels pour Systèmes Embarqués sur Puce
LIP6 - Laboratoire d'Informatique de Paris 6
3 CIAN - Circuits Intégrés Numériques et Analogiques
LIP6 - Laboratoire d'Informatique de Paris 6
Abstract : We start from a general-purpose many-core architecture designed for average-case performance and ease of use. In particular, its distributed shared memory programming model allows the use of a code generation flow based on the (unmodified) gcc compiler chain. We modify this architecture and extend the code generation flow to allow the construction of efficient hard real-time systems starting from dependent task specifications. We rely on a static (off-line) real-time scheduling paradigm well-adapted to embedded control and signal processing applications with regular control structure. We modify the architecture (and in particular the on-chip network) to allow the implementation of static schedules with very high (clock cycle) temporal precision. On the software side, we define application mapping rules ensuring that the timing precision provided by the hardware is not lost. These mapping rules include requirements on the allocation of data variables to specific RAM banks and on the use of locks to ensure the absence of contentions during access to shared resources. Applications complying with these rules can be written manually or automatically obtained using a new mapping tool that takes all the allocation and scheduling decisions. Compilation of the resulting C code is still done using the (unmodified) gcc compiler chain. The resulting platform provides good performance, and at the same provides very high timing precision, as shown by two case studies (an embedded controller and an implementation of the FFT). We conclude our paper with a presentation of some ongoing work on the subject: A case study (an implementation of the H.264 decoder) meant to test the limitations of our method.
Type de document :
Communication dans un congrès
9th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC'2014), May 2014, Montpellier, France. IEEE, Proceedings ReCoSoC 2014, pp.1-8, 2014, 〈10.1109/ReCoSoC.2014.6861367〉
Liste complète des métadonnées

Littérature citée [35 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01095116
Contributeur : Dumitru Potop-Butucaru <>
Soumis le : jeudi 18 décembre 2014 - 11:49:32
Dernière modification le : samedi 8 juillet 2017 - 01:12:46
Document(s) archivé(s) le : lundi 23 mars 2015 - 13:16:25

Fichier

paper.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

Thomas Carle, Manel Djemal, Daniela Genius, François Pêcheux, Dumitru Potop-Butucaru, et al.. Reconciling performance and predictability on a many-core through off-line mapping. 9th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC'2014), May 2014, Montpellier, France. IEEE, Proceedings ReCoSoC 2014, pp.1-8, 2014, 〈10.1109/ReCoSoC.2014.6861367〉. 〈hal-01095116〉

Partager

Métriques

Consultations de
la notice

347

Téléchargements du document

154