Memory-processor co-scheduling in fixed priority systems

Abstract : A major obstacle towards the adoption of multi-core platforms for real-time systems is given by the difficulties in characterizing the interference due to memory contention. The simple fact that multiple cores may simultaneously access shared memory and communication resources introduces a significant pessimism in the timing and schedulability analysis. To counter this problem, predictable execution models have been proposed splitting task executions into two consecutive phases: a memory phase in which the required instruction and data are pre-fetched to local memory (M-phase), and an execution phase in which the task is executed with no memory contention (C-phase). Decoupling memory and execution phases not only simplifies the timing analysis, but it also allows a more efficient (and predictable) pipelining of memory and execution phases through proper co-scheduling algorithms. In this paper, we take a further step towards the design of smart co-scheduling algorithms for sporadic real-time tasks complying with the M/C (memory-computation) model. We provide a theoretical framework that aims at tightly characterizing the schedulability improvement obtainable with the adopted M/C task model on a single-core systems. We identify a tight critical instant for M/C tasks scheduled with fixed priority, providing an exact response-time analysis with pseudo-polynomial complexity. We show in our experiments that a significant schedulability improvement may be obtained with respect to classic execution models, placing an important building block towards the design of more efficient partitioned multi-core systems.
Type de document :
Communication dans un congrès
International Conference on Real Time and Networks Systems (RTNS), Nov 2015, Lille, France. pp.87-96, 〈10.1145/2834848.2834854〉
Liste complète des métadonnées

Littérature citée [43 références]  Voir  Masquer  Télécharger
Contributeur : Marie-France Sagot <>
Soumis le : mercredi 5 juillet 2017 - 15:44:43
Dernière modification le : jeudi 6 juillet 2017 - 01:13:11
Document(s) archivé(s) le : mercredi 24 janvier 2018 - 21:29:49


Fichiers produits par l'(les) auteur(s)




Alessandra Melani, Marko Bertogna, Vincenzo Bonifaci, Alberto Marchetti-Spaccamela, Giorgio Buttazzo. Memory-processor co-scheduling in fixed priority systems . International Conference on Real Time and Networks Systems (RTNS), Nov 2015, Lille, France. pp.87-96, 〈10.1145/2834848.2834854〉. 〈hal-01249107〉



Consultations de la notice


Téléchargements de fichiers