Skip to Main content Skip to Navigation
Conference papers

Modeling SystemVerilog Assertions using SysML and CCSL

Aamir Mehmood Khan 1, 2 Frédéric Mallet 2 Rashid Muhammad 3
2 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, Laboratoire I3S - COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
Abstract : SystemVerilog is a popular hardware description and verification language (HDVL) aimed at designing and verifying present-day complex embedded systems. With the increasing number of design verification assertions, engineers always feel it difficult to manage the gap between the system specification and the design validation efforts and to cope with the time-to-market factors. We describe an approach for the modeling of system design as well as validation features using the UML standards like SysML, MARTE and CCSL. We demonstrate our approach using an example of traffic light controller.
Document type :
Conference papers
Complete list of metadata
Contributor : Frédéric Mallet Connect in order to contact the contributor
Submitted on : Monday, January 18, 2016 - 2:18:05 PM
Last modification on : Friday, January 21, 2022 - 3:16:02 AM


  • HAL Id : hal-01257934, version 1



Aamir Mehmood Khan, Frédéric Mallet, Rashid Muhammad. Modeling SystemVerilog Assertions using SysML and CCSL. Electronic System Level Synthesis Conference, Jun 2015, San Francisco, United States. ⟨hal-01257934⟩



Les métriques sont temporairement indisponibles