Effects of I/O Routing through Column Interfaces in Embedded FPGA Fabrics

Abstract : The emergence of 2.5D and 3D packaging technologies enables the integration of FPGA dice into more complex systems. Both heterogeneous manycore designs, which include an FPGA layer, and interposer-based multi-FPGA systems support the inclusion of reconfigurable hardware in 3D-stacked integrated circuits. In these architectures, the communication between FPGA dice or between FPGA and fixed-function layers often takes place through dedicated communication interfaces spread over the FPGA logic fabric, as opposed to an I/O ring around the fabric. In this paper, we investigate the effect of organizing FPGA fabric I/O into coarse-grained interface blocks distributed throughout the FPGA fabric. Specifically, we consider the quality of results for the placement and routing phases of the FPGA physical design flow. We evaluate the routing of I/O signals of large applications through dedicated interface blocks at various granularities in the logic fabric, and study its implications on the critical path delay of routed designs. We show that the impact of such I/O routing is limited and can improve chip routability and circuit delay in many cases.
Type de document :
Communication dans un congrès
FPL - 26th International Conference on Field Programmable Logic and Applications, Aug 2016, Lausanne, Switzerland. IEEE, 2016, 〈http://www.fpl2016.org〉
Liste complète des métadonnées

Littérature citée [12 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01341156
Contributeur : Christophe Huriaux <>
Soumis le : lundi 4 juillet 2016 - 11:33:28
Dernière modification le : mercredi 16 mai 2018 - 11:23:27
Document(s) archivé(s) le : mercredi 5 octobre 2016 - 13:04:20

Fichier

huriaux-fpl16.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01341156, version 1

Citation

Christophe Huriaux, Olivier Sentieys, Russell Tessier. Effects of I/O Routing through Column Interfaces in Embedded FPGA Fabrics. FPL - 26th International Conference on Field Programmable Logic and Applications, Aug 2016, Lausanne, Switzerland. IEEE, 2016, 〈http://www.fpl2016.org〉. 〈hal-01341156〉

Partager

Métriques

Consultations de la notice

1634

Téléchargements de fichiers

170