Debugging Methods Through Identification of Appropriate Functions for Internal Gates

Abstract : In this chapter, we propose methods for correcting gate-level designs by identifying appropriate logic functions for internal gates. We introduce programmable circuits, such as look up table (LUT) and multiplexer (MUX) to the circuits under debugging, in order to formulate the correction processes mathematically. There are two steps in the proposed methods. The first one is to identify sets of gates and their appropriate inputs whose functions are to be modified. The second one is to actually identify logic functions for the correction by solving QBF (Quantified Boolean Formula) problems with repeated application of SAT solvers. There are a number of bugs which cannot be corrected unless the inputs of the gates to be modified are changed from the original ones, and the selection of such additional inputs is a key for effective debugging. We show a couple of methods by which appropriate inputs to the gates can be efficiently identified. Experimental results for each such a method as well as their combinations targeting benchmark circuits as well as industrial ones are shown.
Type de document :
Communication dans un congrès
Alex Orailoglu; H. Fatih Ugurdag; Luís Miguel Silveira; Martin Margala; Ricardo Reis. 21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2013, Istanbul, Turkey. IFIP Advances in Information and Communication Technology, AICT-461, pp.1-22, 2015, VLSI-SoC: At the Crossroads of Emerging Trends. 〈10.1007/978-3-319-23799-2_1〉
Liste complète des métadonnées

Littérature citée [12 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01380296
Contributeur : Hal Ifip <>
Soumis le : mercredi 12 octobre 2016 - 17:38:10
Dernière modification le : mercredi 3 janvier 2018 - 11:35:44
Document(s) archivé(s) le : samedi 4 février 2017 - 20:30:22

Fichier

367527_1_En_1_Chapter.pdf
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Kosuke Oshima, Takeshi Matsumoto, Masahiro Fujita. Debugging Methods Through Identification of Appropriate Functions for Internal Gates. Alex Orailoglu; H. Fatih Ugurdag; Luís Miguel Silveira; Martin Margala; Ricardo Reis. 21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2013, Istanbul, Turkey. IFIP Advances in Information and Communication Technology, AICT-461, pp.1-22, 2015, VLSI-SoC: At the Crossroads of Emerging Trends. 〈10.1007/978-3-319-23799-2_1〉. 〈hal-01380296〉

Partager

Métriques

Consultations de la notice

46

Téléchargements de fichiers

6