Quantitative Optimization and Early Cost Estimation of Low-Power Hierarchical-Architecture SRAMs Based on Accurate Cost Models

Abstract : Dedicated low-power SRAMs are frequently used in various system-on-chip designs and their power consumption plays an increasingly crucial role in the overall power budget. However, the broad amount of choices regarding the capacity, wordlengths and operational modes make it hard for designers to determine the optimal SRAM architecture. Additionally, many low-power techniques and circuits are frequently utilized but not supported by previously proposed cost models. In order to solve these problems, a cost-model based quantitative optimization approach is proposed. In particular, a fast and accurate power estimation model is built for aiding the low-power SRAM designs. It precisely fits the various complex SRAM circuits and architectures. The quantitative approach provides useful conclusions early in the design phase guiding further optimizations. The estimation error of the power model has been proven to be less than 10 % compared to results based on time-hungry extracted-netlist simulations in a 40-nm CMOS technology.
Type de document :
Communication dans un congrès
Alex Orailoglu; H. Fatih Ugurdag; Luís Miguel Silveira; Martin Margala; Ricardo Reis. 21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2013, Istanbul, Turkey. IFIP Advances in Information and Communication Technology, AICT-461, pp.69-93, 2015, VLSI-SoC: At the Crossroads of Emerging Trends. 〈10.1007/978-3-319-23799-2_4〉
Liste complète des métadonnées

Littérature citée [10 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01380299
Contributeur : Hal Ifip <>
Soumis le : mercredi 12 octobre 2016 - 17:39:38
Dernière modification le : mercredi 3 janvier 2018 - 11:35:44
Document(s) archivé(s) le : samedi 4 février 2017 - 20:34:22

Fichier

367527_1_En_4_Chapter.pdf
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Yuan Ren, Tobias Noll. Quantitative Optimization and Early Cost Estimation of Low-Power Hierarchical-Architecture SRAMs Based on Accurate Cost Models. Alex Orailoglu; H. Fatih Ugurdag; Luís Miguel Silveira; Martin Margala; Ricardo Reis. 21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2013, Istanbul, Turkey. IFIP Advances in Information and Communication Technology, AICT-461, pp.69-93, 2015, VLSI-SoC: At the Crossroads of Emerging Trends. 〈10.1007/978-3-319-23799-2_4〉. 〈hal-01380299〉

Partager

Métriques

Consultations de la notice

42