Minimizing Test Frequencies for Linear Analog Circuits: New Models and Efficient Solution Methods

Abstract : This work presents new approaches to minimize the number of test frequencies for linear analog circuits. The cases of single and multiple fault detection regions for multiple test measures are considered. We first address the case when the injected faults have a single detection region in the frequency band. We show that the problem can be formulated as a set covering problem with a matrix having the consecutive-ones property for which the network simplex algorithm turns out to be very efficient. A second approach consists in modeling the problem by means of an interval graph, leading to its solution with a specific polynomial-time algorithm. A case-study of a biquadratic filter is presented for illustration purposes. Numerical simulations demonstrate that the two different approaches solve the optimization problem very fast. Finally, the optimization problems arising from multiple detection regions are modeled and solution approaches are discussed.
Type de document :
Communication dans un congrès
Alex Orailoglu; H. Fatih Ugurdag; Luís Miguel Silveira; Martin Margala; Ricardo Reis. 21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2013, Istanbul, Turkey. IFIP Advances in Information and Communication Technology, AICT-461, pp.188-207, 2015, VLSI-SoC: At the Crossroads of Emerging Trends. 〈10.1007/978-3-319-23799-2_9〉
Liste complète des métadonnées

Littérature citée [21 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01380305
Contributeur : Hal Ifip <>
Soumis le : mercredi 12 octobre 2016 - 17:41:50
Dernière modification le : mercredi 16 mai 2018 - 18:30:05
Document(s) archivé(s) le : samedi 4 février 2017 - 20:42:44

Fichier

367527_1_En_9_Chapter.pdf
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Mohand Bentobache, Ahcène Bounceur, Reinhardt Euler, Salvador Mir, Yann Kieffer. Minimizing Test Frequencies for Linear Analog Circuits: New Models and Efficient Solution Methods. Alex Orailoglu; H. Fatih Ugurdag; Luís Miguel Silveira; Martin Margala; Ricardo Reis. 21th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2013, Istanbul, Turkey. IFIP Advances in Information and Communication Technology, AICT-461, pp.188-207, 2015, VLSI-SoC: At the Crossroads of Emerging Trends. 〈10.1007/978-3-319-23799-2_9〉. 〈hal-01380305〉

Partager

Métriques

Consultations de la notice

186

Téléchargements de fichiers

10