Skip to Main content Skip to Navigation
Conference papers

Automatic Cache Aware Roofline Model Building and Validation Using Topology Detection

Abstract : The ever growing complexity of high performance computing systems imposes significant challenges to exploit as much as possible their computational and memory resources. Recently, the Cache-aware Roofline Model has gained popularity due to its simplicity when modeling multi-cores with complex memory hierarchy, characterizing applications bottlenecks, and quantifying achieved or remaining improvements. In this short paper we involve hardware locality topology detection to build the Cache Aware Roofline Model for modern processors in an open-source locality-aware tool. The proposed tool also includes a set of specific micro-benchmarks to assess the micro-architecture performance upper-bounds. The experimental results show that by relying on the proposed tool, it was possible to reach near-theoretical bounds of an Intel 3770K processor, thus proving the effectiveness of the modeling methodology.
Complete list of metadata

Cited literature [12 references]  Display  Hide  Download
Contributor : Nicolas Denoyelle Connect in order to contact the contributor
Submitted on : Monday, October 17, 2016 - 9:48:54 AM
Last modification on : Monday, December 20, 2021 - 4:50:15 PM


Files produced by the author(s)


  • HAL Id : hal-01381982, version 1



Nicolas Denoyelle, Aleksandar Ilic, Brice Goglin, Leonel Sousa, Emmanuel Jeannot. Automatic Cache Aware Roofline Model Building and Validation Using Topology Detection. NESUS Third Action Workshop and Sixth Management Committee Meeting, Jesus Carretero, Oct 2016, Sofia, Bulgaria. ⟨hal-01381982⟩



Les métriques sont temporairement indisponibles