8T-SRAM cell with Improved Read and Write Margins in 65 nm CMOS Technology

Abstract : SRAM operation at subthreshold/weak inversion region provides a significant power reduction for digital circuits. SRAM arrays which contribute to a large amount of power consumption for the processors in sub-100 nm technologies, however, cannot benefit from subthreshold operation. To this end, new SRAM technique on the circuit or architecture level is required. In this chapter, a novel 8T-SRAM cell is proposed which shows a significant improvement in write margin by at least 22 % in comparison to the standard 6T-SRAM cell at supply voltage of 1 V. Furthermore, read static noise margin of the proposed cell is improved by at least 2.2X compared to the standard 6T-SRAM cell. Although by the use of the proposed SRAM cell, the total leakage power is increased for superthreshold region, the proposed cell is able to work at supply voltages lower than 200 mV through which the total power consumption and the robustness of the cell are improved significantly. The proposed circuit is designed in 65 nm CMOS TSMC technology.
Type de document :
Communication dans un congrès
Luc Claesen; Maria-Teresa Sanz-Pascual; Ricardo Reis; Arturo Sarmiento-Reyes. 22th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC 2014), Oct 2014, Playa del Carmen, Mexico. IFIP Advances in Information and Communication Technology, AICT-464, pp.95-109, 2015, VLSI-SoC: Internet of Things Foundations. 〈10.1007/978-3-319-25279-7_6〉
Liste complète des métadonnées

Littérature citée [21 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01383730
Contributeur : Hal Ifip <>
Soumis le : mercredi 19 octobre 2016 - 10:46:45
Dernière modification le : mercredi 3 janvier 2018 - 11:34:25

Fichier

371768_1_En_6_Chapter.pdf
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Farshad Moradi, Mohammad Tohidi, Behzad Zeinali, Jens Madsen. 8T-SRAM cell with Improved Read and Write Margins in 65 nm CMOS Technology. Luc Claesen; Maria-Teresa Sanz-Pascual; Ricardo Reis; Arturo Sarmiento-Reyes. 22th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC 2014), Oct 2014, Playa del Carmen, Mexico. IFIP Advances in Information and Communication Technology, AICT-464, pp.95-109, 2015, VLSI-SoC: Internet of Things Foundations. 〈10.1007/978-3-319-25279-7_6〉. 〈hal-01383730〉

Partager

Métriques

Consultations de la notice

64

Téléchargements de fichiers

3