Skip to Main content Skip to Navigation
Conference papers

Adaptive Overclocking and Error Correction Based on Dynamic Speculation Window

Abstract : Error detection and correction based on double-sampling is used as common technique to handle timing errors while scaling V dd for energy efficiency. An additional sampling element is inserted in the critical paths of the design, to double sample the outputs of those logic paths at different time instances that may fail while scaling the supply voltage or the clock frequency of the design. However, overclocking, and error detection and correction capabilities of the double sampling methods are limited due to the fixed speculation window which lacks adaptability for tracking variations such as temperature. In this paper, we introduce a dynamic speculation window to be used in double sampling schemes for timing error detection and correction in pipelined logic paths. The proposed method employs online slack measurement and conventional shadow flipflop approach to adaptively overclock or underclock the design and also to detect and correct timing errors due to temperature and other variability effects. We demonstrate this method in the Xilinx Virtex VC707 FPGA for various benchmarks. We achieve a maximum of 71% overclocking with a limited area overhead of 1.9% LUTs and 1.7% flip-flops.
Document type :
Conference papers
Complete list of metadata
Contributor : Cédric Killian Connect in order to contact the contributor
Submitted on : Thursday, December 15, 2016 - 10:12:24 AM
Last modification on : Wednesday, November 3, 2021 - 4:34:41 AM
Long-term archiving on: : Thursday, March 16, 2017 - 5:10:13 PM


Files produced by the author(s)



Rengarajan Ragavan, Cedric Killian, Olivier Sentieys. Adaptive Overclocking and Error Correction Based on Dynamic Speculation Window. ISVLSI, Jul 2016, Pittsburgh, United States. pp.325 - 330, ⟨10.1109/ISVLSI.2016.13⟩. ⟨hal-01416945⟩



Les métriques sont temporairement indisponibles