Automated Identification of Performance Bottleneck on Embedded Systems for Design Space Exploration

Abstract : Embedded systems usually have strict resource and performance constraints. Designers often need to improve the system design so that the system satisfies those constraints. In such case, performance bottlenecks should be identified and improved effectively. In this paper, we present a method to identify performance bottlenecks. Our method automatically identifies not only the bottlenecks but also a list of improvement rates of bottlenecks that is necessary for the system to satisfy design constraints. With the list of improvement rates, designers easily consider how to improve the bottlenecks. A case study on AES encryption and decryption application shows effectiveness of our method.
Document type :
Conference papers
Complete list of metadatas

Cited literature [11 references]  Display  Hide  Download

https://hal.inria.fr/hal-01466671
Contributor : Hal Ifip <>
Submitted on : Monday, February 13, 2017 - 4:38:34 PM
Last modification on : Friday, December 1, 2017 - 1:09:41 AM
Long-term archiving on : Sunday, May 14, 2017 - 2:54:52 PM

File

978-3-642-38853-8_16_Chapter.p...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Yuki Ando, Seiya Shibata, Shinya Honda, Hiroyuki Tomiyama, Hiroaki Takada. Automated Identification of Performance Bottleneck on Embedded Systems for Design Space Exploration. 4th International Embedded Systems Symposium (IESS), Jun 2013, Paderborn, Germany. pp.171-180, ⟨10.1007/978-3-642-38853-8_16⟩. ⟨hal-01466671⟩

Share

Metrics

Record views

97

Files downloads

105