Skip to Main content Skip to Navigation
Conference papers

Multiplierless Design of Linear DSP Transforms

Abstract : The last two decades have seen tremendous effort on the development of high-level algorithms for the multiplierless design of constant multiplications, i.e., using only addition, subtraction, and shift operations. Among the different types of constant multiplications, the multiplication of a constant matrix by an input vector, i.e., the constant matrix-vector multiplication (CMVM) operation, is the most general case and occurs in many digital signal processing (DSP) systems. This chapter addresses the problem of minimizing the number of addition and subtraction operations in a CMVM operation and introduces a hybrid algorithm that incorporates efficient techniques. This chapter also describes how the hybrid algorithm can be modified to handle a delay constraint. The experimental results on a comprehensive set of instances show the efficiency of the hybrid algorithms at both high-level and gate-level, in comparison to previously proposed methods.
Document type :
Conference papers
Complete list of metadatas

Cited literature [29 references]  Display  Hide  Download

https://hal.inria.fr/hal-01519768
Contributor : Hal Ifip <>
Submitted on : Tuesday, May 9, 2017 - 11:39:59 AM
Last modification on : Thursday, March 5, 2020 - 5:40:33 PM
Long-term archiving on: : Thursday, August 10, 2017 - 12:54:40 PM

File

978-3-642-32770-4_5_Chapter.pd...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Levent Aksoy, Eduardo Costa, Paulo Flores, José Monteiro. Multiplierless Design of Linear DSP Transforms. 19th International Conference on Very Large Scale Integration (VLSISOC), Oct 2011, Hong Kong, China. pp.73-93, ⟨10.1007/978-3-642-32770-4_5⟩. ⟨hal-01519768⟩

Share

Metrics

Record views

210

Files downloads

179