Design of a Reliable XOR-XNOR Circuit for Arithmetic Logic Units

Abstract : Computer systems used in safety-critical applications like space, avionic and biomedical applications require high reliable integrated circuits (ICs) to ensure the accuracy of data they process. As Arithmetic Logic Units (ALUs) are essential element of computers, designing reliable ALUs is becoming an appropriate strategy to design fault-tolerant computers. In fact, with the continuous increase of integration densities and complexities ICs are susceptible to many modes of failure. Thereby, Reliable operation of ALUs is critical for high performance safety-critical computers. Given that XOR-XNOR circuits are basic building blocks in ALUs, designing efficient reliable XOR-XNOR gates is an important challenge in the area of high performance computers. The reliability enhancement technique presented in this work is based on using a Concurrent Error Detection (CED) based reliable XOR-XNOR circuit implementation to detect permanent and transient faults in ALUs during normal operation in order to improve the reliability of highly critical computer systems. The proposed design is performed using the 32 nm process technology.
Type de document :
Communication dans un congrès
James J. Park; Albert Zomaya; Sang-Soo Yeo; Sartaj Sahni. 9th International Conference on Network and Parallel Computing (NPC), Sep 2012, Gwangju, South Korea. Springer, Lecture Notes in Computer Science, LNCS-7513, pp.516-523, 2012, Network and Parallel Computing. 〈10.1007/978-3-642-35606-3_61〉
Liste complète des métadonnées

Littérature citée [14 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01551326
Contributeur : Hal Ifip <>
Soumis le : vendredi 30 juin 2017 - 10:35:42
Dernière modification le : vendredi 1 décembre 2017 - 01:10:01
Document(s) archivé(s) le : lundi 22 janvier 2018 - 21:40:05

Fichier

978-3-642-35606-3_61_Chapter.p...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Mouna Karmani, Chiraz Khedhiri, Belgacem Hamdi, Amir-Mohammad Rahmani, Ka Man, et al.. Design of a Reliable XOR-XNOR Circuit for Arithmetic Logic Units. James J. Park; Albert Zomaya; Sang-Soo Yeo; Sartaj Sahni. 9th International Conference on Network and Parallel Computing (NPC), Sep 2012, Gwangju, South Korea. Springer, Lecture Notes in Computer Science, LNCS-7513, pp.516-523, 2012, Network and Parallel Computing. 〈10.1007/978-3-642-35606-3_61〉. 〈hal-01551326〉

Partager

Métriques

Consultations de la notice

75

Téléchargements de fichiers

19