A Multistep Extrapolated S-Parameter Model for Arbitrary On-Chip Interconnect Structures

Abstract : Accurate high-frequency interconnect models are needed for the precise estimation of signal delays, crosstalk, and energy losses in complex on-chip communication structures, such as hierarchical bus architectures and networks-on-chip. In this chapter we introduce a computationally-efficient wide-bandwidth characterization method based on an incremental extrapolation of S-parameters for arbitrary interconnect structures. Our method defines a systematic set of a priori parameter extractions and performs on-demand multistep extrapolations for interconnect segments with specified wire length, widths, spacings, metal layer, and neighboring routing information. Experimental evaluations show a maximum absolute error of less than 2·10− 2 (magnitude) and 7 degrees (angle) between our model and an industry-standard full-wave field simulator for a 90-nm CMOS process. We consistently enforce the passivity of the admittance matrices for each set of measured or generated parameters to eliminate the possible errors introduced during parameter measurements and extrapolation. Circuit-level simulations with the extrapolated model show a maximum signal delay error of less than 12.5% across multiple metal layers and wire configurations.
Type de document :
Communication dans un congrès
Jürgen Becker; Marcelo Johann; Ricardo Reis. 17th International Conference on Very Large Scale Integration (VLSISOC), Oct 2009, Florianópolis, Brazil. Springer, IFIP Advances in Information and Communication Technology, AICT-360, pp.156-180, 2011, VLSI-SoC: Technologies for Systems Integration. 〈10.1007/978-3-642-23120-9_9〉
Liste complète des métadonnées

Littérature citée [26 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01569366
Contributeur : Hal Ifip <>
Soumis le : mercredi 26 juillet 2017 - 15:40:18
Dernière modification le : vendredi 1 décembre 2017 - 01:15:57

Fichier

978-3-642-23120-9_9_Chapter.pd...
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Petru Bacinschi, Manfred Glesner. A Multistep Extrapolated S-Parameter Model for Arbitrary On-Chip Interconnect Structures. Jürgen Becker; Marcelo Johann; Ricardo Reis. 17th International Conference on Very Large Scale Integration (VLSISOC), Oct 2009, Florianópolis, Brazil. Springer, IFIP Advances in Information and Communication Technology, AICT-360, pp.156-180, 2011, VLSI-SoC: Technologies for Systems Integration. 〈10.1007/978-3-642-23120-9_9〉. 〈hal-01569366〉

Partager

Métriques

Consultations de la notice

47

Téléchargements de fichiers

14