Subspace-Based Face Recognition on an FPGA - Archive ouverte HAL Access content directly
Conference Papers Year : 2011

Subspace-Based Face Recognition on an FPGA

(1) , (1)


We present a custom hardware system for image recognition, featuring a dimensionality reduction network and a classification stage. We use Bi-Directional PCA and Linear Discriminant Analysis for feature extraction, and classify based on Manhattan distances. Our FPGA-based implementation runs at 75MHz, consumes 157.24mW of power, and can classify a 61 ×49-pixel image in 143.7μs, with a sustained throughput of more than 7,000 classifications per second. Compared to a software implementation on a workstation, our solution achieves the same classification performance (93.3% hit rate), with more than twice the throughput and more than an order of magnitud less power.
Fichier principal
Vignette du fichier
978-3-642-23957-1_10_Chapter.pdf (190.8 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01571359 , version 1 (02-08-2017)


Attribution - CC BY 4.0



Pablo Pizarro, Miguel Figueroa. Subspace-Based Face Recognition on an FPGA. 12th Engineering Applications of Neural Networks (EANN 2011) and 7th Artificial Intelligence Applications and Innovations (AIAI), Sep 2011, Corfu, Greece. pp.84-89, ⟨10.1007/978-3-642-23957-1_10⟩. ⟨hal-01571359⟩
24 View
85 Download



Gmail Facebook Twitter LinkedIn More