Poster: Fault-Tolerant Multi-Processor Scheduling with Backup Copy Technique

Petr Dobias 1 Emmanuel Casseau 1 Oliver Sinnen 2
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA_D3 - ARCHITECTURE
2 ECE - Department of Electrical and Computer Engineering [Auckland ]
Abstract : Development of a run-time, self-adaptive scheduling algorithm for Multi-Processor System-on-Chip taking into account faults and thereby treating unreliable system components
Keywords : Fault-tolerant design Mapping and scheduling Multi-processor platform
Type de document :
Poster
Conference on Design and Architectures for Signal and Image Processing (DASIP), Sep 2017, Dresden, Germany
Liste complète des métadonnées
https://hal.inria.fr/hal-01610745
Contributeur : Emmanuel Casseau <>
Soumis le : jeudi 5 octobre 2017 - 09:28:52
Dernière modification le : mercredi 16 mai 2018 - 11:24:13

Fichier

Poster_DASIP_2017_09_14.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01610745, version 1

Collections

IRISA | INRIA2017 | INRIA | UR1-UFR-ISTIC | UNIV-RENNES

Citation

Petr Dobias, Emmanuel Casseau, Oliver Sinnen. Poster: Fault-Tolerant Multi-Processor Scheduling with Backup Copy Technique. Conference on Design and Architectures for Signal and Image Processing (DASIP), Sep 2017, Dresden, Germany. 〈hal-01610745〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

450

Téléchargements de fichiers

44

Contact


archive-ouverte@inria.fr