Skip to Main content Skip to Navigation
Poster communications

Poster: Fault-Tolerant Multi-Processor Scheduling with Backup Copy Technique

Petr Dobiáš 1 Emmanuel Casseau 1 Oliver Sinnen 2
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
2 ECE - Department of Electrical and Computer Engineering [Auckland ]
Abstract : Development of a run-time, self-adaptive scheduling algorithm for Multi-Processor System-on-Chip taking into account faults and thereby treating unreliable system components
Keywords : Fault-tolerant design Mapping and scheduling Multi-processor platform
Document type :
Poster communications
Complete list of metadata
https://hal.inria.fr/hal-01610745
Contributor : Emmanuel Casseau Connect in order to contact the contributor
Submitted on : Thursday, October 5, 2017 - 9:28:52 AM
Last modification on : Thursday, November 4, 2021 - 10:54:02 AM

File

Vignette du document
Poster_DASIP_2017_09_14.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01610745, version 1

Collections

CNRS | UNIV-RENNES1 | IRISA | INRIA | UR1-MATH-STIC | UR1-UFR-ISTIC | UNIV-RENNES | INSA-RENNES | UR1-MATH-NUM

Citation

Petr Dobiáš, Emmanuel Casseau, Oliver Sinnen. Poster: Fault-Tolerant Multi-Processor Scheduling with Backup Copy Technique. Conference on Design and Architectures for Signal and Image Processing (DASIP), Sep 2017, Dresden, Germany. ⟨hal-01610745⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Les métriques sont temporairement indisponibles

 

Contact                    Legal Notice                    Personal Data