Run-Time Instruction Replication for Permanent and Soft Error Mitigation in VLIW Processors

Abstract : Error occurrence in embedded systems has significantly increased. Although inherent resource redundancy exist in processors, such as in Very Long Instruction Word (VLIW) processors, it is not always used due to low application's Instruction Level Parallelism (ILP). Approaches benefit the additional resources to provide fault tolerance. When permanent and soft errors coexist, spare units have to be used or the executed program has to be modified through self-repair or by using several stored versions. However, these solutions introduce high area overhead for the additional resources, time overhead for the execution of the repair algorithm and storage overhead of the multiversioning. To address these limitations, a hardware mechanism is proposed which at run-time replicates the instructions and schedules them at the idle slots considering the resource constraints. If a resource becomes faulty, the proposed approach efficiently rebinds both the original and replicated instructions during execution. In this way, the area overhead is reduced, as no spare resources are used, whereas time and storage overhead are not required. Results show up to 49% performance gain over existing techniques.
Type de document :
Communication dans un congrès
NEWCAS 2017 - 15th IEEE International New Circuits and Systems Conference, Jun 2017, Strasbourg, France. pp.321-324, 2017, 〈10.1109/NEWCAS.2017.8010170〉
Liste complète des métadonnées

Littérature citée [19 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01633778
Contributeur : Olivier Sentieys <>
Soumis le : mardi 14 novembre 2017 - 10:49:52
Dernière modification le : mercredi 16 mai 2018 - 11:24:13
Document(s) archivé(s) le : jeudi 15 février 2018 - 13:10:28

Identifiants

Citation

Rafail Psiakis, Angeliki Kritikakou, Olivier Sentieys. Run-Time Instruction Replication for Permanent and Soft Error Mitigation in VLIW Processors. NEWCAS 2017 - 15th IEEE International New Circuits and Systems Conference, Jun 2017, Strasbourg, France. pp.321-324, 2017, 〈10.1109/NEWCAS.2017.8010170〉. 〈hal-01633778〉

Partager

Métriques

Consultations de la notice

1155

Téléchargements de fichiers

47