Evaluation of NoC on Multi-FPGA Interconnection Using GTX Transceiver

Abstract : Multi-FPGA platforms are very popular today for pre-silicon verification of complex designs due to their low cost and high speed. The idea is to divide these systems into smaller subsystems and implement each one on a separate chip. The challenge is that the number of IOs available on FPGA remains constant despite the technological evolution. This problem is resolved by multiplexing several cut-signals using the time division multiplexing scheduling mechanism. This structure has a strong effect on the speed of transmission between FPGAs. However, an inter-FPGA bottleneck appears. In this paper, we focus on evaluating the Network-on-Chip on multi-FPGA using the high speed serial transceiver GTX block. In order to speed up the transmission between FPGAs, GTX Transceiver is used to provide a high bandwidth while using fewer pins compared to existing approaches based on ordinary FPGA IOs pins. Depending on the available multi-gigabit transceiver, the bandwidth per connection is between 3.125 and 28 Gb/s which allows for large amounts of data to be moved quickly between multiple FPGAs. In our evaluation, a VC707 platform based on the Virtex-7 device is used. The simulation results show that the proposed architecture provides low area consumption and latencies under different traffic patterns.
Type de document :
Communication dans un congrès
24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Dec 2017, Batumi, Georgia
Liste complète des métadonnées

Littérature citée [13 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01633785
Contributeur : Olivier Sentieys <>
Soumis le : lundi 13 novembre 2017 - 13:35:32
Dernière modification le : mercredi 16 mai 2018 - 11:24:13
Document(s) archivé(s) le : mercredi 14 février 2018 - 13:19:55

Fichier

Dorai17ICECS.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01633785, version 1

Citation

Atef Dorai, Olivier Sentieys, Héléne Dubois. Evaluation of NoC on Multi-FPGA Interconnection Using GTX Transceiver. 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Dec 2017, Batumi, Georgia. 〈hal-01633785〉

Partager

Métriques

Consultations de la notice

1084

Téléchargements de fichiers

161