Skip to Main content Skip to Navigation
Conference papers

An Efficient Polarity Optimization Approach for Fixed Polarity Reed-Muller Logic Circuits Based on Novel Binary Differential Evolution Algorithm

Abstract : The bottleneck of integrated circuit design could potentially be alleviated by using Reed-Muller (RM) logic circuits due to their remarkable superiority in power, area and testability. In this paper, we propose a Novel Binary Differential Evolution (DE) algorithm (NBDE) to solve the discrete binary-encoded combination optimization problem. Moreover, based on the NBDE, we propose an Efficient Polarity Optimization Approach (EPOA) for Fixed Polarity RM (FPRM) logic circuits, which uses the NBDE to search the best polarity under a performance constraint. To the best of our knowledge, we are the first to use DE to optimize RM circuits. The experimental results on 24 MCNC benchmark circuits show the effectiveness and superiority of EPOA.
Document type :
Conference papers
Complete list of metadata

Cited literature [8 references]  Display  Hide  Download

https://hal.inria.fr/hal-01705436
Contributor : Hal Ifip <>
Submitted on : Friday, February 9, 2018 - 2:25:49 PM
Last modification on : Friday, February 9, 2018 - 2:30:26 PM
Long-term archiving on: : Thursday, May 10, 2018 - 12:44:53 PM

File

457609_1_En_11_Chapter.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Zhenxue He, Guangjun Qin, Limin Xiao, Fei Gu, Zhisheng Huo, et al.. An Efficient Polarity Optimization Approach for Fixed Polarity Reed-Muller Logic Circuits Based on Novel Binary Differential Evolution Algorithm. 14th IFIP International Conference on Network and Parallel Computing (NPC), Oct 2017, Hefei, China. pp.118-121, ⟨10.1007/978-3-319-68210-5_11⟩. ⟨hal-01705436⟩

Share

Metrics

Record views

356

Files downloads

105