SMURF: Scalar Multiple-precision Unum Risc-V Floating-point Accelerator for Scientific Computing

Andrea Bocco 1 Yves Durand 1 Florent de Dinechin 2
1 CEA-LETI - Laboratoire d'Electronique et des Technologies de l'Information
2 SOCRATE - Software and Cognitive radio for telecommunications
CITI - CITI Centre of Innovation in Telecommunications and Integration of services, Inria Grenoble - Rhône-Alpes
Abstract : This paper proposes an innovative Floating Point (FP) architecture for Variable Precision (VP) computation suitable for high precision FP computing, based on a refined version of the UNUM type I format. This architecture supports VP FP intervals where each interval endpoint can have up to 512 bits of mantissa. The proposed hardware architecture is pipelined and has an internal word-size of 64 bits. Computations on longer mantissas are performed iteratively on the existing hardware. The prototype is integrated in a RISC-V environment, it is exposed to the user through an instruction set extension. The paper we provide an example of software usage. The system has been prototyped on a FPGA (Field-Programmable Gate Array) platform and also synthesized for a 28nm FDSOI process technology. The respective working frequency of FPGA and ASIC implementations are 50MHz and 600MHz. The estimated chip area is 1.5mm 2 and the estimated power consumption is 95mW. The flops performance of this architecture remains within the range of a regular fixed-precision IEEE FPU while enabling arbitrary precision computation at reasonable cost.
Keywords : Hardware architecture Scientific computing Multiple precision Variable precision Floating-point UNUM RISC-V Very large scale integration design Coprocessor FPGA ASIC
Document type :
Conference papers
Complete list of metadatas

Cited literature [15 references]  Display  Hide  Download
https://hal.inria.fr/hal-02087098
Contributor : Florent de Dinechin <>
Submitted on : Monday, April 1, 2019 - 5:44:32 PM
Last modification on : Wednesday, November 20, 2019 - 7:44:23 AM
Long-term archiving on: Tuesday, July 2, 2019 - 6:00:30 PM

File

2019-CoNGA-SMURF.pdf
Files produced by the author(s)

Identifiers

Collections

CEA | INRIA | DRT | LETI | CEA-GRE | INSA-LYON | CITI | INSA-GROUPE | UDL

Citation

Andrea Bocco, Yves Durand, Florent de Dinechin. SMURF: Scalar Multiple-precision Unum Risc-V Floating-point Accelerator for Scientific Computing. CoNGA 2019 - Conference on Next-Generation Arithmetic, Mar 2019, Singapour, Singapore. pp.1-8, ⟨10.1145/3316279.3316280⟩. ⟨hal-02087098⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

134

Files downloads

571

Contact


archive-ouverte@inria.fr