Register Saturation in Data Dependence Graphs

Sid Touati 1 François Thomasset 1
1 A3 - Advanced analysis to code optimization
UP11 - Université Paris-Sud - Paris 11, Inria Saclay - Ile de France
Abstract : Register constraints in ILP scheduling can be taken into account during the scheduling phase of a code. The complexity of this problem is very high. In this work, we present a new approach consisting in manipulating data dependence graphs to reduce the number of «potential» \vsa without assuming any schedule. We study theoretically the exact upper-bound of the register need for all valid schedules of a code¸: we call this limit the register saturation. It is used to build a modified data dependence graph such that any schedule of this graph will verify the register constraint- s and avoid introducing spill code. We study the case of Direct Acyclic Graphs and then we extend it to loops intended to software pipelining schedule. Experimental study shows that many DAGs and loops do not need register constraints during scheduling.
Type de document :
Rapport
[Research Report] RR-3978, INRIA. 2000
Liste complète des métadonnées

https://hal.inria.fr/inria-00072669
Contributeur : Rapport de Recherche Inria <>
Soumis le : mercredi 24 mai 2006 - 10:32:48
Dernière modification le : jeudi 9 février 2017 - 15:03:31
Document(s) archivé(s) le : dimanche 4 avril 2010 - 23:17:35

Fichiers

Identifiants

  • HAL Id : inria-00072669, version 1

Collections

Citation

Sid Touati, François Thomasset. Register Saturation in Data Dependence Graphs. [Research Report] RR-3978, INRIA. 2000. 〈inria-00072669〉

Partager

Métriques

Consultations de la notice

308

Téléchargements de fichiers

234