Synthesis of Data-Flow Interfaces for Regular Parallel Programs

Franck Bardoult 1 Patrice Quinton 1 Sanjay Rajopadhye 1 Tanguy Risset 1
1 COSI - Codesign of Silicon Systems
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, INRIA Rennes
Abstract : We present a method for generating an interface between an architecture executing a regular program and a host processor, during an hardware-software co-design process. The interface is generated by static analysis of a single assignment Alfa program and of its scheduling. This method is implement- ed in the MMAlpha design environment, and was experimented on a H261 image coder.
Document type :
Reports
Complete list of metadatas

Cited literature [12 references]  Display  Hide  Download

https://hal.inria.fr/inria-00072902
Contributor : Rapport de Recherche Inria <>
Submitted on : Wednesday, May 24, 2006 - 11:14:32 AM
Last modification on : Friday, November 16, 2018 - 1:31:00 AM
Long-term archiving on : Sunday, April 4, 2010 - 11:27:13 PM

Identifiers

  • HAL Id : inria-00072902, version 1

Citation

Franck Bardoult, Patrice Quinton, Sanjay Rajopadhye, Tanguy Risset. Synthesis of Data-Flow Interfaces for Regular Parallel Programs. [Research Report] RR-3760, INRIA. 1999. ⟨inria-00072902⟩

Share

Metrics

Record views

214

Files downloads

245