Optimization of Number of Processors in VLSI Arrays

Yannick Saouter 1
1 API - Parallel VLSI Architectures
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, INRIA Rennes
Abstract : Since the work of Kung, the systolic architectures have proven their efficiency to deal with many scientific algorithms (LU-decomposition, Gauss-Jordan elimination, ...). Since the early eighties, many works have been made in the area of automatic derivation of systolic architectures. In the general case, there are numerous solutions to the same problem. The final choice of the architecture is often done by comparison of performances. There are several criteria which can be considered: global time of computation, number of processors, latency of the circuit... In this article we are especially interested with the number of processors of the final architecture for which we present a heuristic method.
Type de document :
Rapport
[Research Report] RR-2333, INRIA. 1994
Liste complète des métadonnées

Littérature citée [2 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00074342
Contributeur : Rapport de Recherche Inria <>
Soumis le : mercredi 24 mai 2006 - 15:06:08
Dernière modification le : mercredi 16 mai 2018 - 11:23:02
Document(s) archivé(s) le : lundi 5 avril 2010 - 00:08:34

Fichiers

Identifiants

  • HAL Id : inria-00074342, version 1

Citation

Yannick Saouter. Optimization of Number of Processors in VLSI Arrays. [Research Report] RR-2333, INRIA. 1994. 〈inria-00074342〉

Partager

Métriques

Consultations de la notice

109

Téléchargements de fichiers

65