HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation

I/O and computation overlap on SIMD systolic arrays

Dominique Lavenier 1 Frédéric Raimbault 1 Patrice Frison 1
1 API - Parallel VLSI Architectures
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, INRIA Rennes
Abstract : A mechanism for overlapped I/O management operations and computation on a SIMD linear systolic array is presented. This mechanism is based on two synchronized controllers allowing a speedup factor of 2 over SIMD machines without overlapped facility. Code generation is achieved using the C-stolic language, specifically designed for the architecture features of overlapped SIMD systolic arrays.
Document type :
Complete list of metadata

Contributor : Rapport de Recherche Inria Connect in order to contact the contributor
Submitted on : Wednesday, May 24, 2006 - 3:50:02 PM
Last modification on : Friday, February 4, 2022 - 3:25:11 AM
Long-term archiving on: : Sunday, April 4, 2010 - 10:20:09 PM


  • HAL Id : inria-00074576, version 1


Dominique Lavenier, Frédéric Raimbault, Patrice Frison. I/O and computation overlap on SIMD systolic arrays. [Research Report] RR-2096, INRIA. 1993. ⟨inria-00074576⟩



Record views


Files downloads