Static domain analysis for compiling commutative loop nests - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Rapport (Rapport De Recherche) Année : 1993

Static domain analysis for compiling commutative loop nests

Résumé

In the field of scientific computation, many users wish to use the sequential programming model, even though they aim to execute their program on a Distributed Memory Parallel Computer (DMPC). To meet this demand, some prototypes of compilers have been designed to "distribute" sequential programs onto DMPCs. In this paper, we present a static domain analysis which leads to the generation of efficient code for these machines. This analysis relies on the enumeration of the points of a polyhedron which is based on linear and integer programming.

Domaines

Autre [cs.OH]
Fichier principal
Vignette du fichier
RR-2067.pdf (212.45 Ko) Télécharger le fichier

Dates et versions

inria-00074605 , version 1 (24-05-2006)

Identifiants

  • HAL Id : inria-00074605 , version 1

Citer

Marc Le Fur, Jean-Louis Pazat, Françoise André. Static domain analysis for compiling commutative loop nests. [Research Report] RR-2067, INRIA. 1993. ⟨inria-00074605⟩
84 Consultations
104 Téléchargements

Partager

Gmail Facebook X LinkedIn More