Skip to Main content Skip to Navigation
Reports

Allocating memory arrays for polyhedra

Doran Wilde 1 Sanjay Rajopadhye 1
1 API - Parallel VLSI Architectures
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, INRIA Rennes
Abstract : We have been investigating problems which arise in compiling single assignment labguages (in which memory is not explicitly allocated) into parallel code. Like standard parallelizing compilers, different index space transformations are performed on variables declared over convex polyhedral regions. Polyhedra can be transformed in such a ways as to reduce the volume of the bounding box which we use to reduce the amount of memory allocated to a variable. Allocation of memory to variables which are defined over finite convex polyhedral regions requires a tradeoff in the complexity of the memory addressing function versus the amount of memory used. We present a tradeoff in which the memory address function is limited to an affine function of the indices (thus memory is allocated to a rectangular parallelepiped region). Given this constraint, we seed a unimodular transformation which minimizes the volume of the bounding box of the polyedron. This is a non-linear programming problem. We present a method in which the volume of the bounding box is minimized one dimension at a time by a succession of skewing transformations. Each one of these is a linear programming problem.
Document type :
Reports
Complete list of metadata

https://hal.inria.fr/inria-00074613
Contributor : Rapport de Recherche Inria <>
Submitted on : Wednesday, May 24, 2006 - 3:54:02 PM
Last modification on : Thursday, February 11, 2021 - 2:48:03 PM
Long-term archiving on: : Monday, April 5, 2010 - 12:12:21 AM

Identifiers

  • HAL Id : inria-00074613, version 1

Citation

Doran Wilde, Sanjay Rajopadhye. Allocating memory arrays for polyhedra. [Research Report] RR-2059, INRIA. 1993. ⟨inria-00074613⟩

Share

Metrics

Record views

199

Files downloads

175