HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation

A structural model for WCET estimation of Simple Out-of-Order Superscalar Processor

Robin Schmutz 1 Karine Brifault 1 François Bodin 1
1 CAPS - Compilation, parallel architectures and system
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, Inria Rennes – Bretagne Atlantique
Abstract : In the field of hard real time systems, there are two existing techniques to determine the worst-case execution time (WCET). The first techniques are based on measurements, and produce timing estimates, while the second ones consists in static analysis. However, both techniques are often inadequate to produce tight WCET estimates. As the predictions obtained throug measurement techniques are usually not guaranteed, the measurement based estimates can be wrong and, for static models, there is a lack of correspondence between those models and the given architectures. As a consequence, WCET estimates are often grossly overestimated. In this article, we provide a structural model for RISC superscalar microprocessors with out-of-order execution. Our goal is to establish this closer correspondence between the model and the architecture for the WCET calculation. To that effect, we have elaborated a validation methodology for the structural model which allows us to identify and quantify phenomena that produce deviations in order to refine the model with constraints.
Document type :
Complete list of metadata

Cited literature [26 references]  Display  Hide  Download

Contributor : Karine Brifault Connect in order to contact the contributor
Submitted on : Tuesday, September 12, 2006 - 2:59:42 PM
Last modification on : Friday, February 4, 2022 - 3:17:11 AM
Long-term archiving on: : Tuesday, April 6, 2010 - 12:53:50 AM


  • HAL Id : inria-00092905, version 1


Robin Schmutz, Karine Brifault, François Bodin. A structural model for WCET estimation of Simple Out-of-Order Superscalar Processor. [Research Report] 2006. ⟨inria-00092905⟩



Record views


Files downloads