Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures - Archive ouverte HAL Access content directly
Conference Papers Year : 2008

Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures

(1) , (2) , (3) , (4) , (5) , (6)
1
2
3
4
5
6

Abstract

As levels of parallelism are becoming increasingly complex in multiprocessor architectures, GALS, and asynchronous circuits, methodologies and software tools are needed to verify their functional behavior (qualitative properties) and to predict their performance (quantitative properties). This paper presents the work currently done in the Multival project (pôle de compétitivité mondial Minalogic), in which verification and performance evaluation tools developed at INRIA and Saarland University are applied to three industrial architectures designed by Bull, CEA/Leti, and STMicroelectronics.
Fichier principal
Vignette du fichier
Coste-Garavel-Hermanns-et-al-08.pdf (23.88 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

inria-00199914 , version 1 (19-12-2007)

Identifiers

  • HAL Id : inria-00199914 , version 1

Cite

Nicolas Coste, Hubert Garavel, Holger Hermanns, Richard Hersemeule, Yvain Thonnart, et al.. Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures. Special Session at Design, Automation and Test in Europe DATE'08, Mar 2008, (Munich, German Munich, Germany, March 2008, France. ⟨inria-00199914⟩
478 View
269 Download

Share

Gmail Facebook Twitter LinkedIn More