Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures

Abstract : As levels of parallelism are becoming increasingly complex in multiprocessor architectures, GALS, and asynchronous circuits, methodologies and software tools are needed to verify their functional behavior (qualitative properties) and to predict their performance (quantitative properties). This paper presents the work currently done in the Multival project (pôle de compétitivité mondial Minalogic), in which verification and performance evaluation tools developed at INRIA and Saarland University are applied to three industrial architectures designed by Bull, CEA/Leti, and STMicroelectronics.
Type de document :
Communication dans un congrès
Special Session at Design, Automation and Test in Europe DATE'08, Mar 2008, (Munich, German Munich, Germany, March 2008, France. 2008
Liste complète des métadonnées

https://hal.inria.fr/inria-00199914
Contributeur : Hubert Garavel <>
Soumis le : mercredi 19 décembre 2007 - 19:48:37
Dernière modification le : jeudi 11 janvier 2018 - 01:48:48
Document(s) archivé(s) le : lundi 12 avril 2010 - 08:35:19

Fichier

Coste-Garavel-Hermanns-et-al-0...
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00199914, version 1

Collections

Citation

Nicolas Coste, Hubert Garavel, Holger Hermanns, Richard Hersemeule, Yvain Thonnart, et al.. Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures. Special Session at Design, Automation and Test in Europe DATE'08, Mar 2008, (Munich, German Munich, Germany, March 2008, France. 2008. 〈inria-00199914〉

Partager

Métriques

Consultations de la notice

557

Téléchargements de fichiers

279