Skip to Main content Skip to Navigation
Conference papers

A NUMA Aware Scheduler for a Parallel Sparse Direct Solver

Mathieu Faverge 1, 2 Pierre Ramet 1, 2
2 SCALAPPLIX - Algorithms and high performance computing for grand challenge applications
CNRS - Centre National de la Recherche Scientifique : UMR5800, École Nationale Supérieure d'Électronique, Informatique et Radiocommunications de Bordeaux (ENSEIRB), Inria Bordeaux - Sud-Ouest, Université Sciences et Technologies - Bordeaux 1, Université Bordeaux Segalen - Bordeaux 2
Abstract : Over the past few years, parallel sparse direct solvers have made significant progress. They are now able to solve efficiently real-life three-dimensional problems with several millions of equations. Nevertheless, the need of a large amount of memory is often a bottleneck in these methods. The authors have proposed an hybrid MPI-thread implementation of a direct solver that is well suited for SMP nodes or modern multi-core architectures. Modern multi-processing architectures are commonly based on shared memory systems with a NUMA behavior. These computers are composed of several chip-sets including one or several cores associated to a memory bank. Such an architecture implies hierarchical memory access times from a given core to the different memory banks which do not exist on SMP nodes. Thus, the main data structure of our targeted application have been modified to be more suitable for NUMA architectures. We also introduce a simple way of dynamically schedule an application based on a dependency tree while taking into account NUMA effects. Results obtained with these modifications are illustrated by showing performances of the PaStiX solver on different platforms and matrices.
Complete list of metadata

Cited literature [6 references]  Display  Hide  Download
Contributor : Mathieu Faverge Connect in order to contact the contributor
Submitted on : Monday, September 14, 2009 - 2:12:50 PM
Last modification on : Monday, December 20, 2021 - 4:50:10 PM
Long-term archiving on: : Thursday, June 30, 2011 - 11:02:15 AM


Files produced by the author(s)


  • HAL Id : inria-00416502, version 1



Mathieu Faverge, Pierre Ramet. A NUMA Aware Scheduler for a Parallel Sparse Direct Solver. Workshop on Massively Multiprocessor and Multicore Computers, INRIA, Feb 2009, Rocquencourt, France. 5p. ⟨inria-00416502⟩



Record views


Files downloads