Estimation of Cache Related Migration Delays for Multi-Core Processors with Shared Instruction Caches

Damien Hardy 1 Isabelle Puaut 1
1 ALF - Amdahl's Law is Forever
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : Multi-core architectures, which have multiple processors on a single chip, have been adopted by most chip manufacturers. In most such architectures, the different cores have private caches and also shared on-chip caches. For real-time systems to exploit multi-core architectures, it is required to obtain both tight and safe estimations of a number of metrics required to validate the system temporal behaviour in all situations, including the worst-case: tasks worst-case execution times (WCET), preemption delays and migration delays. Estimating such metrics is very challenging because of the possible interferences between cores due to shared hardware resources such as shared caches, memory bus, etc. In this paper, we propose a new method to estimate worst-case cache reload cost due to a task migration between cores. Safe estimations of the so-called Cache- Related Migration Delay (CRMD) are obtained through static code analysis. Experimental results demonstrate the practicality of our approach by comparing predicted worstcase CRMDs with those obtained by a naive approach. To the best of our knowledge, our method is the first one to provide safe upper bounds of cache-related migration delays in multi-core architectures with shared instruction caches
Document type :
Conference papers
Complete list of metadatas

Cited literature [28 references]  Display  Hide  Download

https://hal.inria.fr/inria-00441959
Contributor : Alain Monteil <>
Submitted on : Thursday, December 17, 2009 - 4:55:32 PM
Last modification on : Thursday, November 15, 2018 - 11:57:43 AM
Long-term archiving on : Thursday, June 17, 2010 - 8:57:54 PM

File

TimingAnalysis_Hardy.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : inria-00441959, version 1

Citation

Damien Hardy, Isabelle Puaut. Estimation of Cache Related Migration Delays for Multi-Core Processors with Shared Instruction Caches. 17th International Conference on Real-Time and Network Systems, Oct 2009, Paris, France. pp.45-54. ⟨inria-00441959⟩

Share

Metrics

Record views

426

Files downloads

228