Estimation of Cache Related Migration Delays for Multi-Core Processors with Shared Instruction Caches

Damien Hardy 1 Isabelle Puaut 1
1 ALF - Amdahl's Law is Forever
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : Multi-core architectures, which have multiple processors on a single chip, have been adopted by most chip manufacturers. In most such architectures, the different cores have private caches and also shared on-chip caches. For real-time systems to exploit multi-core architectures, it is required to obtain both tight and safe estimations of a number of metrics required to validate the system temporal behaviour in all situations, including the worst-case: tasks worst-case execution times (WCET), preemption delays and migration delays. Estimating such metrics is very challenging because of the possible interferences between cores due to shared hardware resources such as shared caches, memory bus, etc. In this paper, we propose a new method to estimate worst-case cache reload cost due to a task migration between cores. Safe estimations of the so-called Cache- Related Migration Delay (CRMD) are obtained through static code analysis. Experimental results demonstrate the practicality of our approach by comparing predicted worstcase CRMDs with those obtained by a naive approach. To the best of our knowledge, our method is the first one to provide safe upper bounds of cache-related migration delays in multi-core architectures with shared instruction caches
Type de document :
Communication dans un congrès
Laurent George and Maryline Chetto andMikael Sjodin. 17th International Conference on Real-Time and Network Systems, Oct 2009, Paris, France. pp.45-54, 2009
Liste complète des métadonnées

Littérature citée [28 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00441959
Contributeur : Alain Monteil <>
Soumis le : jeudi 17 décembre 2009 - 16:55:32
Dernière modification le : jeudi 15 novembre 2018 - 11:57:43
Document(s) archivé(s) le : jeudi 17 juin 2010 - 20:57:54

Fichier

TimingAnalysis_Hardy.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00441959, version 1

Citation

Damien Hardy, Isabelle Puaut. Estimation of Cache Related Migration Delays for Multi-Core Processors with Shared Instruction Caches. Laurent George and Maryline Chetto andMikael Sjodin. 17th International Conference on Real-Time and Network Systems, Oct 2009, Paris, France. pp.45-54, 2009. 〈inria-00441959〉

Partager

Métriques

Consultations de la notice

412

Téléchargements de fichiers

192