On-Line Monitoring of Random Number Generators for Embedded Security

Abstract : Many embedded security chips require a high- quality Random Number Generator (RNG). Unfortunately, hard- ware RNG randomness can vary in time due to implementation defects or certain kinds of attacks. To overcome this issue, this paper presents the implementation of a battery of statistical test for randomness. The battery is selected for its efficient imple- mentation, making the area and power consumption insignificant. Performance and cost of the hardware implementation are given for FPGA and VLSI targets. Results show that statistical tests can easily be implemented in low-cost embedded security circuits and can enhance on-line monitoring of RNG randomness to prevent RNG failures.
Complete list of metadatas

Cited literature [12 references]  Display  Hide  Download

https://hal.inria.fr/inria-00446036
Contributor : Olivier Sentieys <>
Submitted on : Monday, January 11, 2010 - 6:22:00 PM
Last modification on : Thursday, November 15, 2018 - 11:57:39 AM
Long-term archiving on: Thursday, June 17, 2010 - 10:39:12 PM

File

Santoro09.pdf
Publisher files allowed on an open archive

Identifiers

Citation

Renaud Santoro, Olivier Sentieys, Sébastien Roy. On-Line Monitoring of Random Number Generators for Embedded Security. IEEE International Symposium on Circuits and Systems, ISCAS 2009, May 2009, Taipei, Taiwan. ⟨10.1109/ISCAS.2009.5118446⟩. ⟨inria-00446036⟩

Share

Metrics

Record views

434

Files downloads

578