Skip to Main content Skip to Navigation
Conference papers

Topology-aware Quality-of-Service Support in Highly Integrated Chip Multiprocessors

Abstract : Current design complexity trends, poor wire scalability, and power limitations argue in favor of highly modular onchip systems. Today's state-of-the-art CMPs already feature up to a hundred discrete cores. With increasing levels of integration, CMPs with hundreds of cores, cache tiles, and specialized accelerators are anticipated in the near future. Meanwhile, server consolidation and cloud computing paradigms have emerged as profit vehicles for exploiting abundant resources of chip-multiprocessors. As multiple, potentially malevolent, users begin to share virtualized resources of a single chip, CMP-level quality-of-service (QOS) support becomes necessary to provide performance isolation, service guarantees, and security. This work takes a topology-aware approach to on-chip QOS. We propose to segregate shared resources, such as memory controllers and accelerators, into dedicated islands (shared regions) of the chip with full hardware QOS support. We rely on a richly connected Multidrop Express Channel (MECS) topology to connect individual nodes to shared regions, foregoing QOS support in much of the substrate and eliminating its respective overheads. We evaluate several topologies for the QOSenabled shared regions, focusing on the interaction between network-on-chip (NOC) and QOS metrics. We explore a new topology called Destination Partitioned Subnets (DPS), which uses a light-weight dedicated network for each destination node. On synthetic workloads, DPS nearly matches or outperforms other topologies with comparable bisection bandwidth in terms of performance, area overhead, energyefficiency, fairness, and preemption resilience.
Document type :
Conference papers
Complete list of metadata

Cited literature [24 references]  Display  Hide  Download
Contributor : Ist Rennes Connect in order to contact the contributor
Submitted on : Monday, June 21, 2010 - 11:55:43 AM
Last modification on : Monday, February 18, 2019 - 11:52:02 AM
Long-term archiving on: : Wednesday, September 22, 2010 - 5:42:52 PM


Files produced by the author(s)


  • HAL Id : inria-00493755, version 1



Boris Grot, Stephen W. Keckler, Onur Mutlu. Topology-aware Quality-of-Service Support in Highly Integrated Chip Multiprocessors. WIOSCA 2010 - Sixth Annual Workshorp on the Interaction between Operating Systems and Computer Architecture, Jun 2010, Saint Malo, France. ⟨inria-00493755⟩



Record views


Files downloads