Skip to Main content Skip to Navigation
Conference papers

ReFLEX: Block Atomic Execution on Conventional ISA Cores

Abstract : Modern multicore chips target thread-level parallelism at the expense of increasing instruction-level parallelism from single threaded programs. While recent work has attempted to construct a wide-ILP machine from multiple simple cores, these approaches suffer from ISA overheads or scalability challenges. In this paper, we describe an architecture that is inspired by the scalability and flexibility of the TFLEX architecture, yet elides the unorthodox ISA and the overheads that stem from its dataflow execution model. Our results focus on the tradeoff between near out-of-order execution (small out-of-order window within a block of instructions) and far out-of-order execution across blocks. Experiments indicate that a small out-of-order window combined with block-level speculation enables our proposed ReFLEX architecture to achieve comparable performance and flexibility as TFLEX yet with simpler cores and a more conventional ISA.
Document type :
Conference papers
Complete list of metadata

Cited literature [10 references]  Display  Hide  Download
Contributor : Ist Rennes Connect in order to contact the contributor
Submitted on : Tuesday, June 22, 2010 - 4:09:16 PM
Last modification on : Monday, February 18, 2019 - 11:52:02 AM
Long-term archiving on: : Friday, September 24, 2010 - 5:51:49 PM


Files produced by the author(s)


  • HAL Id : inria-00494299, version 1



Mark Gebhart, Stephen W. Keckler. ReFLEX: Block Atomic Execution on Conventional ISA Cores. Pespma 2010 - Workshop on Parallel Execution of Sequential Programs on Multi-core Architecture, Jun 2010, Saint Malo, France. ⟨inria-00494299⟩



Record views


Files downloads