Skip to Main content Skip to Navigation
Journal articles

A Model based design flow for Dynamic Reconfigurable FPGAs

Imran Rafiq Quadri 1 Samy Meftali 1 Jean-Luc Dekeyser 1 
1 DART - Contributions of the Data parallelism to real time
LIFL - Laboratoire d'Informatique Fondamentale de Lille, Inria Lille - Nord Europe
Abstract : As System-on-Chip (SoC) based embedded systems have become a de-facto industry standard, their overall design complexity has increased exponentially in recent years, necessitating the introduction of new seamless methodologies and tools to handle the SoC co-design aspects. This paper presents a novel SoC co-design methodology based on Model Driven Engineering and the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) standard, permitting us to raise the abstraction levels and allows to model fine grain reconfigurable architectures such as FPGAs. Extensions of this methodology have enabled us to integrate new features such as Partial Dynamic Reconfiguration supported by Modern FPGAs. The overall objective is to carry out system modeling at a high abstraction level expressed in a graphical language like UML (Unified Modeling Language) and afterwards transformation of these models, automatically generate the necessary code for FPGA synthesis.
Document type :
Journal articles
Complete list of metadata

Cited literature [37 references]  Display  Hide  Download
Contributor : Mister Dart Connect in order to contact the contributor
Submitted on : Sunday, October 10, 2010 - 7:28:11 PM
Last modification on : Friday, February 4, 2022 - 3:11:33 AM
Long-term archiving on: : Tuesday, January 11, 2011 - 2:36:11 AM


Files produced by the author(s)


  • HAL Id : inria-00525017, version 1


Imran Rafiq Quadri, Samy Meftali, Jean-Luc Dekeyser. A Model based design flow for Dynamic Reconfigurable FPGAs. International Journal of Reconfigurable Computing, Hindawi Publishing Corporation, 2009. ⟨inria-00525017⟩



Record views


Files downloads