IP based configurable SIMD massively parallel SoC

Abstract : Significant advances in the field of configurable computing have enabled parallel processing within a single Field- Programmable Gate Array (FPGA) chip. This paper presents the implementation of a flexible and programmable Single Instruc- tion Multiple Data (SIMD) processing system on FPGA that can be adapted to the application. Its implementation is based on an IP (Intellectual Property) assembling approach making its design fast and easy. A generation tool is also developed to generate the SIMD configuration depending on the application requirements. The proposed parallel processing system on chip is portable, scalable and flexible since it can be customized to match the needs of a data parallel application. Based on FPGA, different SIMD configurations have been evaluated in terms of performance and area trade-offs. The proposed parametric system shows good results executing some signal processing applications such as parallel matrices multiplication, FIR filter and RGB to YIQ image color conversion.
Document type :
Conference papers
Complete list of metadatas

Cited literature [10 references]  Display  Hide  Download

https://hal.inria.fr/inria-00525333
Contributor : Mister Dart <>
Submitted on : Monday, October 11, 2010 - 4:18:39 PM
Last modification on : Thursday, February 21, 2019 - 10:52:48 AM
Long-term archiving on : Wednesday, January 12, 2011 - 2:56:13 AM

File

FPL.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : inria-00525333, version 1

Collections

Citation

Mouna Baklouti, Philippe Marquet, Jean-Luc Dekeyser, Mohamed Abid. IP based configurable SIMD massively parallel SoC. 20th International Conference on Field Programmable Logic and Applications, FPL 2010, Aug 2010, Milano, Italy. ⟨inria-00525333⟩

Share

Metrics

Record views

390

Files downloads

383