Integrating Hardware Limitations in CAN Schedulability Analysis

Dawood Khan 1 Reinder Bril 2 Nicolas Navet 1
1 TRIO - Real time and interoperability
INRIA Lorraine, LORIA - Laboratoire Lorrain de Recherche en Informatique et ses Applications
Abstract : The existing schedulability analysis for the Controller Area Network (CAN) does not take into account that a CAN controller has finite buffer space to store outgoing messages and high priority messages may suffer from priority inversion if the buffers are already occupied by low priority messages. This gives rise to an additional delay for high priority messages, which, if not considered, may result in a deadline violation. In this paper, we explain the cause of this additional delay and extend the existing CAN schedulability analysis to integrate it. Finally,we suggest implementation guidelines that minimizes both the run-time CPU overhead and the additional delay due to priority inversion.
Type de document :
Communication dans un congrès
8th International Workshop on Factory Communication Systems, May 2010, Nancy, France. 2010
Liste complète des métadonnées

Littérature citée [7 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00542635
Contributeur : Dawood Khan <>
Soumis le : vendredi 3 décembre 2010 - 09:46:46
Dernière modification le : jeudi 11 janvier 2018 - 06:20:05
Document(s) archivé(s) le : vendredi 4 mars 2011 - 03:20:42

Fichier

PID1248001.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : inria-00542635, version 1

Collections

Citation

Dawood Khan, Reinder Bril, Nicolas Navet. Integrating Hardware Limitations in CAN Schedulability Analysis. 8th International Workshop on Factory Communication Systems, May 2010, Nancy, France. 2010. 〈inria-00542635〉

Partager

Métriques

Consultations de la notice

221

Téléchargements de fichiers

128