Skip to Main content Skip to Navigation
Conference papers

Performance evaluation and analysis of thread pinning strategies on multi-core platforms: Case study of SPEC OMP applications on intel architectures

Abstract : With the introduction of multi-core processors, thread affinity has quickly appeared to be one of the most important factors to accelerate program execution times. The current article presents a complete experimental study on the performance of various thread pinning strategies. We investigate four application independent thread pinning strategies and five application sensitive ones based on cache sharing. We made extensive performance evaluation on three different multi-core machines reflecting three usual utilisation: workstation machine, server machine and high performance machine. In overall, we show that fixing thread affinities (whatever the tested strategy) is a better choice for improving program performance on HPC ccNUMA machines compared to OS-based thread placement. This means that the current Linux OS scheduling strategy is not necessarily the best choice in terms of performance on ccNUMA machines, even if it is a good choice in terms of cores usage ratio and work balancing. On smaller Core2 and Nehalem machines, we show that the benefit of thread pinning is not satisfactory in terms of speedups versus OS-based scheduling, but the performance stability is much better.
Document type :
Conference papers
Complete list of metadata

Cited literature [16 references]  Display  Hide  Download

https://hal.inria.fr/inria-00636845
Contributor : Sid Touati <>
Submitted on : Thursday, February 9, 2012 - 5:04:43 PM
Last modification on : Friday, January 10, 2020 - 3:42:20 PM
Long-term archiving on: : Thursday, November 22, 2012 - 11:45:58 AM

File

MainSubmitHPCS2011.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Abdelhafid Mazouz, Sid Touati, Denis Barthou. Performance evaluation and analysis of thread pinning strategies on multi-core platforms: Case study of SPEC OMP applications on intel architectures. High Performance Computing and Simulation (HPCS), Jul 2011, Istanbul, Turkey. pp.273 -279, ⟨10.1109/HPCSim.2011.5999834⟩. ⟨inria-00636845⟩

Share

Metrics

Record views

366

Files downloads

884