Parallel arithmetic encryption for high-bandwidth communications on multicore/GPGPU platforms. - Inria - Institut national de recherche en sciences et technologies du numérique Access content directly
Conference Papers Year : 2010

Parallel arithmetic encryption for high-bandwidth communications on multicore/GPGPU platforms.

Abstract

In this work we study the feasibility of high-bandwidth, secure communications on generic machines equipped with the latest CPUs and General-Purpose Graphical Processing Units (GPGPU). We first analyze the suitability of current Nehalem CPU architectures. We show in particular that high performance CPUs are not sufficient by themselves to reach our performance objectives, and that encryption is the main bottleneck. Therefore we also consider the use of GPGPU, and more particularly we measure the bandwidth of the AES ciphering on CUDA. These tests lead us to the conclusion that finding an appropriate solution is extremely difficult.
Fichier principal
Vignette du fichier
paper.pdf (220.2 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-00493044 , version 1 (23-06-2010)

Identifiers

Cite

Ludovic Jacquin, Vincent Roca, Jean-Louis Roch, Mohamed Alali. Parallel arithmetic encryption for high-bandwidth communications on multicore/GPGPU platforms.. PASCO '10 - 4th International Workshop on Parallel and Symbolic Computation, Jul 2010, Grenoble, France. pp.Pages 73-79, ⟨10.1145/1837210.1837223⟩. ⟨hal-00493044⟩
310 View
405 Download

Altmetric

Share

Gmail Facebook X LinkedIn More