Field Programmable Processor Arrays - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Communication Dans Un Congrès Année : 1998

Field Programmable Processor Arrays

Résumé

The FPPA concept has been developed in 1996 to address two main goals. The first one is to develop massively parallel processing unit arraya that require large chip areas, and the second one is to obtain a good substratum for evolutive algorithms. The proposed solution is an array of cells, in which each cell contains a small low-power processor and a hierarchy of memories. The FPPA is a single-chip MIMP machine that should be considered as a very coarse grain FPGA.
Fichier non déposé

Dates et versions

inria-00108032 , version 1 (19-10-2006)

Identifiants

  • HAL Id : inria-00108032 , version 1

Citer

Pascal Nussbaum, Bernard Girau, Arnaud Tisserand. Field Programmable Processor Arrays. ICES, 1998, none, France. 12 p. ⟨inria-00108032⟩
125 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More