Skip to Main content Skip to Navigation
Book sections

Reconfigurable arithmetic for HPC

Florent de Dinechin 1, 2 Bogdan Pasca 3
2 ARIC - Arithmetic and Computing
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : An often overlooked way to increase the efficiency of HPC on FPGA is to tailor, as tightly as possible, the arithmetic to the application. An ideally efficient implementation would, for each of its operations, toggle and transmit just the number of bits required by the application at this point. Conventional microprocessors, with their word-level granularity and fixed memory hierarchy, keep us away from this ideal. FPGAs, with their bit-level granularity, have the potential to get much closer. Therefore, reconfigurable computing should systematically investigate, in an application-specific way, non-standard precisions, but also non-standard number systems and non-standard arithmetic operations. The purpose of this chapter is to review these opportunities.
Document type :
Book sections
Complete list of metadata

Cited literature [74 references]  Display  Hide  Download
Contributor : Florent de Dinechin Connect in order to contact the contributor
Submitted on : Wednesday, November 28, 2012 - 4:05:07 PM
Last modification on : Saturday, September 11, 2021 - 3:17:36 AM
Long-term archiving on: : Saturday, December 17, 2016 - 4:35:01 PM


Publisher files allowed on an open archive


  • HAL Id : ensl-00758377, version 1



Florent de Dinechin, Bogdan Pasca. Reconfigurable arithmetic for HPC. Wim Vanderbauwhede and Khaled Benkrid. High-Performance Computing using FPGAs, Springer, 2013. ⟨ensl-00758377⟩



Record views


Files downloads