Formal Verification of Fault Tolerant NoC-based Architecture

Abstract : Approaches to design fault tolerant Network-on-Chip (NoC) for System-on-Chip(SoC)-based reconfigurable Field-Programmable Gate Array (FPGA) technology are challenges on the conceptualisation of the Multiprocessor System-on-Chip (MPSoC) design. For this purpose, the use of rigorous formal approaches, based on incremental design and proof theory, has become an essential step in a validation architecture. The Event-B formal method is a promising formal approach that can be used to develop, model and prove accurately the domain of SoCs and MPSoCs. This paper gives a formal verification of a NoC architecture, using the Event-B methodology. The formalisation process is based on an incremental and validated correct-by-construction development of the NoC architecture.
Document type :
Conference papers
Complete list of metadatas

Cited literature [10 references]  Display  Hide  Download

https://hal.inria.fr/hal-00763092
Contributor : Manamiary Bruno Andriamiarina <>
Submitted on : Tuesday, December 11, 2012 - 6:40:25 PM
Last modification on : Thursday, September 19, 2019 - 1:14:01 AM
Long-term archiving on : Tuesday, March 12, 2013 - 3:52:39 AM

File

iwmcsv5.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00763092, version 1

Citation

Manamiary Bruno Andriamiarina, Hayat Daoud, Mostefa Belarbi, Dominique Méry, Camel Tanougast. Formal Verification of Fault Tolerant NoC-based Architecture. First International Workshop on Mathematics and Computer Science (IWMCS2012), Mostefa BELARBI - University of Tiaret - Algeria, Dec 2012, Tiaret, Algeria. ⟨hal-00763092⟩

Share

Metrics

Record views

519

Files downloads

488