Formal Verification of Fault Tolerant NoC-based Architecture

Abstract : Approaches to design fault tolerant Network-on-Chip (NoC) for System-on-Chip(SoC)-based reconfigurable Field-Programmable Gate Array (FPGA) technology are challenges on the conceptualisation of the Multiprocessor System-on-Chip (MPSoC) design. For this purpose, the use of rigorous formal approaches, based on incremental design and proof theory, has become an essential step in a validation architecture. The Event-B formal method is a promising formal approach that can be used to develop, model and prove accurately the domain of SoCs and MPSoCs. This paper gives a formal verification of a NoC architecture, using the Event-B methodology. The formalisation process is based on an incremental and validated correct-by-construction development of the NoC architecture.
Type de document :
Communication dans un congrès
First International Workshop on Mathematics and Computer Science (IWMCS2012), Dec 2012, Tiaret, Algeria. 2012
Liste complète des métadonnées

Littérature citée [10 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-00763092
Contributeur : Manamiary Bruno Andriamiarina <>
Soumis le : mardi 11 décembre 2012 - 18:40:25
Dernière modification le : jeudi 11 janvier 2018 - 06:25:25
Document(s) archivé(s) le : mardi 12 mars 2013 - 03:52:39

Fichier

iwmcsv5.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-00763092, version 1

Collections

Citation

Manamiary Bruno Andriamiarina, Hayat Daoud, Mostefa Belarbi, Dominique Méry, Camel Tanougast. Formal Verification of Fault Tolerant NoC-based Architecture. First International Workshop on Mathematics and Computer Science (IWMCS2012), Dec 2012, Tiaret, Algeria. 2012. 〈hal-00763092〉

Partager

Métriques

Consultations de la notice

468

Téléchargements de fichiers

380