ERA: An Efficient Routing Algorithm for Power, Throughput and Latency in Network-on-Chips

Abstract : Network-on-Chip (NoC) is viewed as a viable substitution for traditional interconnection networks to achieve high performance, communication efficiency and reliability in complex VLSI architectures at deep sub micron. Achieving high performance, power efficiency with optimum area is a target for any routing algorithm in NoC. In this paper, we propose a novel routing scheme named 'ERA', which offers higher throughput with controlled delays while remaining power aware. ERA is an adaptive routing algorithm, which avoids congestion and tends to minimize the hot spots in the network. Unlike other existing algorithms, the proposed algorithm does not require any virtual channels to avoid deadlocks. We compare our algorithm with XY and OE on the basis of a performance metric called 'power performance factor' for different traffic patterns and injection models. Our results show that ERA performs better than these two algorithms.
Type de document :
Communication dans un congrès
Chen Ding; Zhiyuan Shao; Ran Zheng. IFIP International Conference on Network and Parallel Computing (NPC), Sep 2010, Zhengzhou, China. Springer, Lecture Notes in Computer Science, LNCS-6289, pp.481-490, 2010, Network and Parallel Computing. 〈10.1007/978-3-642-15672-4_41〉
Liste complète des métadonnées

Littérature citée [17 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01054960
Contributeur : Hal Ifip <>
Soumis le : lundi 11 août 2014 - 09:42:06
Dernière modification le : vendredi 11 août 2017 - 17:44:21
Document(s) archivé(s) le : jeudi 27 novembre 2014 - 10:55:39

Fichier

ERA.pdf
Fichiers produits par l'(les) auteur(s)

Licence


Distributed under a Creative Commons Paternité 4.0 International License

Identifiants

Citation

Varsha Sharma, Rekha Agarwal, Manoj S. Gaur, Vijay Laxmi, Vineetha V.. ERA: An Efficient Routing Algorithm for Power, Throughput and Latency in Network-on-Chips. Chen Ding; Zhiyuan Shao; Ran Zheng. IFIP International Conference on Network and Parallel Computing (NPC), Sep 2010, Zhengzhou, China. Springer, Lecture Notes in Computer Science, LNCS-6289, pp.481-490, 2010, Network and Parallel Computing. 〈10.1007/978-3-642-15672-4_41〉. 〈hal-01054960〉

Partager

Métriques

Consultations de la notice

51

Téléchargements de fichiers

165