Skip to Main content Skip to Navigation
Conference papers

ERA: An Efficient Routing Algorithm for Power, Throughput and Latency in Network-on-Chips

Abstract : Network-on-Chip (NoC) is viewed as a viable substitution for traditional interconnection networks to achieve high performance, communication efficiency and reliability in complex VLSI architectures at deep sub micron. Achieving high performance, power efficiency with optimum area is a target for any routing algorithm in NoC. In this paper, we propose a novel routing scheme named 'ERA', which offers higher throughput with controlled delays while remaining power aware. ERA is an adaptive routing algorithm, which avoids congestion and tends to minimize the hot spots in the network. Unlike other existing algorithms, the proposed algorithm does not require any virtual channels to avoid deadlocks. We compare our algorithm with XY and OE on the basis of a performance metric called 'power performance factor' for different traffic patterns and injection models. Our results show that ERA performs better than these two algorithms.
Document type :
Conference papers
Complete list of metadata

Cited literature [17 references]  Display  Hide  Download

https://hal.inria.fr/hal-01054960
Contributor : Hal Ifip <>
Submitted on : Monday, August 11, 2014 - 9:42:06 AM
Last modification on : Thursday, February 7, 2019 - 2:36:25 PM
Long-term archiving on: : Thursday, November 27, 2014 - 10:55:39 AM

File

ERA.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Varsha Sharma, Rekha Agarwal, Manoj S. Gaur, Vijay Laxmi, Vineetha V.. ERA: An Efficient Routing Algorithm for Power, Throughput and Latency in Network-on-Chips. IFIP International Conference on Network and Parallel Computing (NPC), Sep 2010, Zhengzhou, China. pp.481-490, ⟨10.1007/978-3-642-15672-4_41⟩. ⟨hal-01054960⟩

Share

Metrics

Record views

176

Files downloads

403