Fast and high quality topology-aware task mapping

Abstract : Considering the large number of processors and the size of the interconnection networks on exascale-capable supercomputers, mapping concurrently executable and communicating tasks of an application is a complex problem that needs to be dealt with care. For parallel applications, the communication overhead can be a significant bottleneck on scalability. Topology-aware task-mapping methods that map the tasks to the processors (i.e., cores) by exploiting the underlying network information are very effective to avoid, or at worst bend, this limitation. We propose novel, efficient, and effective task mapping algorithms employing a graph model. The experiments show that the methods are faster than the existing approaches proposed for the same task, and on 4096 processors, the algorithms improve the communication hops and link contentions by 16% and 32%, respectively, on the average. In addition, they improve the average execution time of a parallel SpMV kernel and a communication-only application by 9% and 14%, respectively.
Type de document :
Communication dans un congrès
29th IEEE International Parallel & Distributed Processing Symposium, May 2015, Hyderabad, India. IEEE CPS, 2015
Liste complète des métadonnées

Littérature citée [27 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01159677
Contributeur : Equipe Roma <>
Soumis le : mercredi 3 juin 2015 - 15:24:34
Dernière modification le : mardi 16 janvier 2018 - 15:35:33
Document(s) archivé(s) le : lundi 24 avril 2017 - 23:20:17

Fichier

deveci_ipdps.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01159677, version 1

Collections

Citation

Mehmet Deveci, Kamer Kaya, Bora Uçar, Umit Catalyurek. Fast and high quality topology-aware task mapping. 29th IEEE International Parallel & Distributed Processing Symposium, May 2015, Hyderabad, India. IEEE CPS, 2015. 〈hal-01159677〉

Partager

Métriques

Consultations de la notice

216

Téléchargements de fichiers

182