Skip to Main content Skip to Navigation
Conference papers

Crosstalk Fault Tolerant NoC: Design and Evaluation

Abstract : The innovations on integrated circuit fabrics are continuously reducing components size, which increases the logic density of systems-on-chip (SoC), but also affect the reliability of these components. Chip-level global buses are especially subject to crosstalk faults, which can lead to increased delay and glitches. This paper evaluates different crosstalk fault tolerant approaches for Networks-on-chip (NoCs) links such that the network can maintain the original network performance even in the presence of errors. Three different approaches are presented and evaluated in terms of area overhead, packet latency, power consumption, and residual fault coverage. Results demonstrate that the use of CRC coding at each link is preferred when minimal area and power overhead are the main goals. However, each one of the methods presented here has its own advantages and can be applied depending on the application.
Document type :
Conference papers
Complete list of metadata

Cited literature [11 references]  Display  Hide  Download

https://hal.inria.fr/hal-01569362
Contributor : Hal Ifip <>
Submitted on : Wednesday, July 26, 2017 - 3:40:15 PM
Last modification on : Thursday, March 5, 2020 - 5:40:44 PM

File

978-3-642-23120-9_5_Chapter.pd...
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Alzemiro Lucas, Alexandre Amory, Fernando Moraes. Crosstalk Fault Tolerant NoC: Design and Evaluation. 17th International Conference on Very Large Scale Integration (VLSISOC), Oct 2009, Florianópolis, Brazil. pp.81-93, ⟨10.1007/978-3-642-23120-9_5⟩. ⟨hal-01569362⟩

Share

Metrics

Record views

133

Files downloads

194