System Level Design from HW/SW to Memory for Embedded Systems: 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3–6, 2015, Proceedings
https://hal.inria.fr/hal-01854158 Contributor : Hal IfipConnect in order to contact the contributor Submitted on : Monday, August 6, 2018 - 3:10:07 PM Last modification on : Monday, August 8, 2022 - 11:12:07 AM
Marcelo Götz, Gunar Schirner, Marco Aurélio Wehrmeister, Mohammad Abdullah Al Faruque, Achim Rettberg. System Level Design from HW/SW to Memory for Embedded Systems: 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3–6, 2015, Proceedings. Springer International Publishing, AICT-523, 2017, IFIP Advances in Information and Communication Technology, 978-3-319-90022-3. ⟨10.1007/978-3-319-90023-0⟩. ⟨hal-01854158⟩